

## CPE/EE 422/522 Advanced Logic Design L02

Electrical and Computer Engineering  
University of Alabama in Huntsville

### Outline

- What we know
  - Laws and Theorems of Boolean Algebra
  - Simplification of Logic Expressions
    - Using Laws and Theorems of Boolean Algebra or Using K-maps
  - Design Using only NAND or only NOR gates
  - Tri-state buffers
  - Basic Combinational Building Blocks
    - Multiplexers, Decoders, Encoders, ...
- What we do not know
  - Hazards in Combinational Networks
  - How to implement functions using ROMs, PLAs, and PALs
  - Sequential Networks (if time)

02/06/2003

UAH-CPE/EE 422/522 @AM

2

### Review: Combinational-Circuit Building Blocks

- Multiplexers
- Decoders
- Encoders
- Code Converters
- Comparators
- Adders/Subtractors
- Multipliers
- Shifters


02/06/2003

UAH-CPE/EE 422/522 @AM


3

### Multiplexers: 2-to-1 Multiplexer

- Have number of data inputs, one or more select inputs, and one output
  - It passes the signal value on one of data inputs to the output



(a) Graphical symbol



(c) Sum-of-products circuit




02/06/2003

UAH-CPE/EE 422/522 @AM

4

### Review: Synthesis of Logic Functions Using Muxes



(a) Modified truth table

(b) Circuit


02/06/2003

UAH-CPE/EE 422/522 @AM

5

### Decoders: n-to-2<sup>n</sup> Decoder

- Decode encoded information: n inputs, 2<sup>n</sup> outputs
- If En = 1, only one output is asserted at a time
- One-hot encoded output
  - m-bit binary code where exactly one bit is set to 1



02/06/2003

UAH-CPE/EE 422/522 @AM

6


## Decoders: 2-to-4 Decoder

$w_0$	$w_1$	$w_2$	$y_0$	$y_1$	$y_2$	$y_3$
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

(a) Truth table



(b) Graphic symbol



(c) Logic circuit


02/06/2003

UAH-CPE/EE 422/522 @AM

7

## Encoders

- Opposite of decoders
  - Encode given information into a more compact form
- Binary encoders
  - $2^n$  inputs into n-bit code
  - Exactly one of the input signals should have a value of 1, and outputs present the binary number that identifies which input is equal to 1
- Use: reduce the number of bits (transmitting and storing information)



02/06/2003


UAH-CPE/EE 422/522 @AM

8

## Encoders: 4-to-2 Encoder

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Truth table



(b) Circuit

02/06/2003

UAH-CPE/EE 422/522 @AM

9

## Encoders: Priority Encoders

- Each input has a priority level associated with it
- The encoder outputs indicate the active input that has the highest priority

(a) Truth table for a 4-to-2 priority encoder

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	$z$
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1


02/06/2003

UAH-CPE/EE 422/522 @AM


10

## Code Converters

- Convert from one type of input encoding to a different output encoding
  - E.g., BCD-to-7-segment decoder



(a) Code converter



(b) 7-segment display

$w_3$	$w_2$	$w_1$	$w_0$	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	1	1	1
0	1	1	0	1	1	1	1	0	0	0
0	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

(c) Truth table


02/06/2003

UAH-CPE/EE 422/522 @AM

11

## Hazards in Combinational Networks

- What are hazards in CM?
  - Unwanted switching transients at the output (glitches)
- Example
  - $ABC = 111$ , B changes to 0
  - Assume each gate has propagation delay of 10ns



02/06/2003

UAH-CPE/EE 422/522 @AM

12

## Hazards in Combinational Networks

- Occur when different paths from input to output have different propagation delays
- Static 1-hazard
  - a network output momentarily go to the 0 when it should remain a constant 1
- Static 0-hazard
  - a network output momentarily go to the 1 when it should remain a constant 0
- Dynamic hazard
  - if an output change three or more times, when the output is supposed to change from 0 to 1 (1 to 0)

02/06/2003

UAH-CPE/EE 422/522 @AM

13

## Hazards in Combinational Circuits


A	B	00	01	11	10
C	0				1
	1		1		

$$f = AB' + BC$$



A	B	00	01	11	10
C	0				1
	1		1	1	1

$$f = AB' + BC + AC$$



To avoid hazards:

every pair of adjacent 1s should be covered by a 1-term

02/06/2003

UAH-CPE/EE 422/522 @AM

14

## Hazards in Combinational Circuits

### Why do we care about hazards?

- Combinational networks
  - don't care – the network will function correctly
- Synchronous sequential networks
  - don't care - the input signals must be stable within setup and hold time of flip-flops
- Asynchronous sequential networks
  - hazards can cause the network to enter an incorrect state
  - circuitry that generates the next-state variables must be hazard-free
- Power consumption is proportional to the number of transitions

02/06/2003

UAH-CPE/EE 422/522 @AM

15

## Programmable Logic Devices

- Read Only Memories (ROMs)
- Programmable Logic Arrays (PLAs)
- Programmable Array Logic Devices (PALs)

02/06/2003

UAH-CPE/EE 422/522 @AM

16

## Read-Only Memories


- Store binary data
  - data can be read out whenever desired
  - cannot be changed under normal operating conditions
- n input lines, m output lines => array of  $2^n$  m-bit words
  - Input lines serve as an address to select one of  $2^n$  words
- Use ROM to implement logic functions?
  - n variables, m functions

02/06/2003

UAH-CPE/EE 422/522 @AM

17

## Basic ROM Structure



02/06/2003

UAH-CPE/EE 422/522 @AM

18

## ROM Types

- Mask-programmable ROM
  - Data is permanently stored (include or omit the switching elements)
  - Economically feasible for a large quantity
- EPROM (Erasable Programmable ROM)
  - Use special charge-storage mechanism to enable or disable the switching elements in the memory array
  - PROM programmer is used to provide appropriate voltage pulses to store electronic charges
  - Data is permanent until erased using an ultraviolet light
  - EEPROM – Electrically Erasable PROM
    - erasure is accomplished using electrical pulses (can be reprogrammed typically 100 to 1000 times)
  - Flash memories - similar to EEPROM except they use a different charge-storage mechanism
    - usually have built-in programming and erase capability, so the data can be written to the flash memory while it is in place, without the need for a separate programmer

02/06/2003


UAH-CPE/EE 422/522 @AM

19

## Programmable Logic Arrays (PLAs)

- Perform the same function as a ROM

- $n$  inputs and  $m$  outputs –  $m$  functions of  $n$  variables
- AND array – realizes product terms of the input variables
- OR array – ORs together the product terms




02/06/2003

UAH-CPE/EE 422/522 @AM

20

## PLA: 3 inputs, 5 p.t., 4 outputs



$$F_0 = \sum m(0, 1, 4, 6) = A'B + AC'$$

$$F_1 = \sum m(2, 3, 4, 6, 7) = B + AC'$$

$$F_2 = \sum m(0, 1, 2, 6) = A'B + BC'$$


$$F_3 = \sum m(2, 3, 5, 6, 7) = AC + B$$

02/06/2003


UAH-CPE/EE 422/522 @AM

21

## nMOS NOR Gate



$$F_0 = \sum m(0, 1, 4, 6) = A'B + AC'$$




02/06/2003

UAH-CPE/EE 422/522 @AM

22

## AND-OR Array Equivalent



02/06/2003

UAH-CPE/EE 422/522 @AM

23

## Modified Truth Table for PLA

$$F_0 = \sum m(0, 1, 4, 6) = A'B + AC'$$

$$F_1 = \sum m(2, 3, 4, 6, 7) = B + AC'$$

$$F_2 = \sum m(0, 1, 2, 6) = A'B + BC'$$

$$F_3 = \sum m(2, 3, 5, 6, 7) = AC + B$$

- 0 – variable is complemented
- 1 – variable is not complemented
- – not present in the term

Product Term	Inputs			Outputs			
	A	B	C	$F_0$	$F_1$	$F_2$	$F_3$
$AB'$	0	0	-	1	0	1	0
$AC'$	1	-	0	0	1	0	0
$B$	0	1	-	0	1	0	1
$BC'$	-	1	0	0	0	1	0
$AC$	1	-	1	0	0	0	1

02/06/2003

UAH-CPE/EE 422/522 @AM

24

## Using PLA: An Example

$$F_1 = \sum m(2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

$$F_2 = \sum m(2, 3, 5, 6, 7, 10, 11, 14, 15)$$

$$F_3 = \sum m(6, 7, 8, 9, 13, 14, 15)$$

$$F_1 = bd + b'c + ab'$$

$$F_2 = c + a'b'd$$

$$F_3 = bc + ab'c' + abd$$

Eight different product terms are required!?


For PLA we want to minimize  
the total number of product terms,  
not the number of product terms for each function separately!

02/06/2003

UAH-CPE/EE 422/522 @AM

25

## Using PLA: An Example



02/06/2003


UAH-CPE/EE 422/522 @AM

26

## Using PLA: An Example

a	b	c	d	$F_1$	$F_2$	$F_3$
0	1	-	1	1	1	0
1	1	-	1	1	0	1
1	0	0	-	1	0	1
-	0	1	-	1	1	0
-	1	1	-	0	1	1

$$\begin{aligned} F_1 &= a'bd + abd + ab'c' + b'c \\ F_2 &= a'bd + b'c + bc \\ F_3 &= abd + ab'c' + bc \end{aligned}$$



02/06/2003

UAH-CPE/EE 422/522 @AM

27

## Programmable Array Logic (PALs)

- PAL is a special case of PLA
  - AND array is programmable and OR array is fixed
- PAL is
  - less expensive
  - easier to program


02/06/2003

UAH-CPE/EE 422/522 @AM


28

## Programmable Array Logic (PALs)

Unprogrammed



Programmed



02/06/2003

UAH-CPE/EE 422/522 @AM

29

## PALs


- Typical PALs have
  - from 10 to 20 inputs
  - from 2 to 10 outputs
  - from 2 to 8 AND gates driving each OR gate
  - often include D flip-flops

02/06/2003

UAH-CPE/EE 422/522 @AM

30

### Logic Diagram for 16R4 PAL




02/06/2003

UAH-CPE/EE 422/522 @AM

31

### Logic Diagram for 16R4 PAL




02/06/2003

UAH-CPE/EE 422/522 @AM

32

### Using PALs: An Example




02/06/2003

UAH-CPE/EE 422/522 @AM

33

### Using PALs: An Example




02/06/2003

UAH-CPE/EE 422/522 @AM

34

### Typical PALs

- Typical PALs have
  - from 10 to 20 inputs
  - from 2 to 10 outputs
  - from 2 to 8 AND gates driving each OR gate
  - often include D flip-flops



02/06/2003

UAH-CPE/EE 422/522 @AM

35


### To Do

- Read
  - Textbook chapters 1.5, 3.1, 3.2, 3.3

## Sequential Networks

- Have memory (state)

– Present state depends not only on the current input, but also on all previous inputs (history)  
– Future state depends on the current input and state




02/06/2003

UAH-CPE/EE 422/522 @AM

37

## Clocked D Flip-Flop with Rising-edge Trigger




The next state in response to the rising edge of the clock is equal to the D input before the rising edge

02/06/2003

UAH-CPE/EE 422/522 @AM

38

## Clocked JK Flip-Flop



J	K	Q	Q <sup>+</sup>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$$\text{Next state } Q^+ = JQ' + K'Q$$

JK = 00 => no state change occurs

JK = 10 => the flip-flop is set to 1, independent of the current state

JK = 01 => the flip-flop is always reset to 0


JK = 11 => the flip-flop changes the state  $Q^+ = Q'$

02/06/2003

UAH-CPE/EE 422/522 @AM

39

## Clocked JK Flip-Flop



T	Q	Q <sup>+</sup>
0	0	0
0	1	1
1	0	1
1	1	0

$$\text{Next state } Q^+ = QT' + Q'T = Q \oplus T$$

T = 1 => the flip-flop changes the state  $Q^+ = Q'$


T = 0 => no state change

02/06/2003

UAH-CPE/EE 422/522 @AM

40

## S-R Latch



S	R	Q	Q <sup>+</sup>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-


$$Q^+ = S + R'Q$$

02/06/2003

UAH-CPE/EE 422/522 @AM

41

## Transparent D Latch



G	D	Q	Q <sup>+</sup>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

02/06/2003

UAH-CPE/EE 422/522 @AM

42



## K-maps

	XQ <sub>1</sub>	00	01	11	10
Q <sub>2</sub> Q <sub>3</sub>	00	1	1	1	1
01	1	x	1	1	x
11	0	0	x	0	
10	0	0	x	x	

$$D_1 = Q_1 + Q_2'$$

	XQ <sub>1</sub>	00	01	11	10
Q <sub>2</sub> Q <sub>3</sub>	00	0	1	0	1
01	x	0	x	x	
11	0	(1)	x		
10	0	(1)	x	x	

$$D_3 = Q_3 + Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$$

	XQ <sub>1</sub>	00	01	11	10
Q <sub>2</sub> Q <sub>3</sub>	00	0	1	1	0
01	x	1	1	1	x
11	0	1	1	1	x
10	0	1	1	x	x

$$D_2 = Q_2 + Q_1$$


$$Z = X'Q_3' + XQ_3$$

02/06/2003

UAH-CPE/EE 422/522 ©AM

49

## Realization



02/06/2003

UAH-CPE/EE 422/522 ©AM

50